

ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Case Docket No. P7156-9007

Date March 5, 1999

Sir:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is the patent application of:

Inventor(s): Hirofumi HONDA

METHOD FOR INTERPOLATING A VIDEO SIGNAL

1 Specification (17 pages)

2 sheets of drawings

XX Declaration and Power of Attorney

XX Return Receipt Postcard

XX An Assignment of the invention to Pioneer Electronic Corporation with PTO-1595

XX A certified copy of Japanese application(s) No.(s) 10-076608, dated March 9, 1998

XX A filing fee, calculated as shown below:

| | (Col. 1) | (Col. 2) |
|------------------------------------|-----------|-----------|
| FOR: | No. Filed | No. Extra |
| BASIC FEE | | |
| TOTAL CLAIMS | 4 - 20 = | * 0 |
| INDEP CLAIMS | 1 - 3 = | * 0 |
| MULTIPLE DEPENDENT CLAIM PRESENTED | | |

| Small Entity | |
|--------------|-------|
| RATE | FEE |
| | \$380 |
| x 9 = | |
| x 39 = | |
| +130 = | |
| TOTAL | |

| Other Than A Small Entity | |
|------------------------------|-------|
| RATE | FEE |
| | \$760 |
| x 18 = | 0 |
| x 78 = | 0 |
| +260 = | 0 |
| TOTAL | \$760 |

*If the difference in Col. 1 is less than zero,
enter "0" in Col. 2

A check in the amount of \$ 800.00 is enclosed to cover the filing fee and XX assignment recordation. The Commissioner is hereby authorized to charge payment for any additional filing fees associated with this communication or credit any overpayment to Deposit Account No. 14-1060.

Respectfully submitted,

NIKAIDO, MARMELSTEIN, MURRAY & ORAM LLP

Metropolitan Square
655 15th Street, N. W.
Suite 330 - G Street Lobby
Washington, D. C. 20005-5701
Tel: (202) 638-5000
Fax: (202) 638-4810

By: George E. Oram, Jr.
Reg. No. 27,931

GEO/hk

Enclosures: Check #18928/Specification and Claims/Declaration/Priority Document (1)
Drawings (2 sheets)/Assignment/PTO-1595 Form/Return Receipt Postcard

jc542 U.S. PTO
09/262595
03/05/99

TITLE OF THE INVENTION

METHOD FOR INTERPOLATING A VIDEO SIGNAL

BACKGROUND OF THE INVENTION

5 The present invention relates to a method for interpolating a video signal.

 In the plasma display panel (PDP), liquid crystal display panel (LCD), electroluminescence display device (EL), and others, the number of horizontal pixels at
10 every scanning line, the number of scanning lines, and scanning frequency are set at predetermined values.

 Therefore, in order to input a video signal of the NTSC system for displaying the video signal in a display device in which the number of horizontal pixels, the
15 number of scanning lines and scanning frequency are set for the HDTV, it is necessary to convert the video signal so as to increase the number of horizontal pixels at every scanning line and the number of scanning lines.

 Fig. 3 shows an example of a conventional method
20 for producing interpolation pixels. As shown in the drawing, an interpolation component at the left side of each of pixels a to f is designated by a triangle l, and an interpolation component at the right side is designated by a square r. The value of each
25 interpolation component is set to $1/2$ of the pixel value. The interpolation component r at the right side of the present pixel at the left side of an assumption interpolation pixel x and the interpolation component l

at the left side of the present pixel at the right side
of the interpolation pixel x are added together, and the
average is calculated. In other words, the average of
pixel data of present pixels at both sides of the
5 interpolation pixel x on the same scanning line is
obtained, and the average is inserted between present
pixels as a pixel data of the interpolation pixel.

However, in the average interpolation method peak
values in the video signal are lost at the sampling and
10 conversion to a digital signal. It is difficult to
reproduce the lost peak value. Therefore, there is a
problem that the picture is inferior in sharpness and
picture quality.

15 SUMMARY OF THE INVENTION

An object of the present invention is to provide an
interpolation method which may reproduce peak values,
thereby realizing a good picture at a low cost.

According to the present invention, there is
20 provided a method for interpolating a video signal
having a plurality of present pixels comprising the
steps of, calculating a right side interpolation
component and a left side interpolation component for
each of the present pixels, adding the right side
25 interpolation component of a present pixel on the left
side of an assumption pixel to be interpolated to the
left side interpolation component of another present
pixel on the right side of the assumption pixel, thereby

obtaining a pixel data for the assumption pixel, wherein the right side interpolation component and the left side interpolation component are calculated based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel.

The method further comprises calculating an adjusting value based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel, setting a polarity of the adjusting value based on pixel data of a pair of present pixels on both sides of the central present pixel, calculating the right side interpolation component for the central present pixel based on a $1/2$ value of the pixel data of the central present pixel and the adjusting value applied with a polarity, calculating the left side interpolation component for the central present pixel based on a $1/2$ value of the pixel data of the central present pixel and the adjusting value applied with the polarity.

At least five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction are used as the central present pixel and present pixels around the central pixel.

The method further comprise identifying pixel data of five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction as a first pixel data, a second

pixel data, a third pixel data, a fourth pixel data and
a five pixel data in order, obtaining a first value
obtained by adding together an absolute value of the
difference between the first and second pixel data and
5 an absolute value of the difference between the second
and third pixel data, obtaining a second value obtained
by adding together an absolute value of the difference
between the second and third pixel data and an absolute
value of the difference between the third and fourth
10 pixel data, obtaining a third value obtained by adding
together an absolute value of the difference between the
third and fourth pixel data and an absolute value of the
difference between the fourth and fifth pixel data,
selecting a minimum value from the first, second and
15 third values, multiplying the minimum value by a
coefficient, setting a polarity of the minimum value
multiplied by the coefficient by comparing the second
pixel data with the fourth pixel data, calculating a
right side interpolation component by adding together a
20 1/2 value of the third pixel data and the minimum value
applied with a polarity and multiplied by the
coefficient, calculating a left side interpolation
component by subtracting the minimum value applied with
a polarity and multiplied by the coefficient from the
25 1/2 value of the third pixel data.

These and other objects and features of the present
invention will become more apparent from the following
detailed description with reference to the accompanying

drawings.

BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 is a block diagram for carrying out the
5 method of the present invention;

Fig. 2 is an illustration for explaining the method
of the present invention; and

Fig. 3 is an illustration for explaining a
conventional method.

10

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Fig. 1 cascaded unit delay circuits 11
through 14 sequentially delay input picture signals
(picture data) by a unit time. Each of the delay
15 circuits 11-14 delays the picture signal by one pixel
time D.

A subtracter 21 produces the difference between an
input pixel data (0D) and a pixel data delayed by 1D. A
subtracter 22 produces the difference between a pixel
20 data delayed by 1D and a pixel data delayed by 2D. A
subtracter 23 produces the difference between a pixel
data delayed by 2D and a pixel data delayed by 3D. A
subtracter 24 produces the difference between a pixel
data delayed by 3D and a pixel data delayed by 4D.

25 Absolute value circuits 25 through 28 produce
absolute values of differences applied from the
subtracters 21-24, respectively.

An adder 31 adds together the absolute values from

the absolute value circuits 25 and 26 and applies the sum to a minimum value selector 52. An adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum to the minimum value selector 52.

A subtracter 41 produces the difference between the pixel data delayed by 1D and the pixel data delayed by 3D. An absolute value circuit 42 produces an absolute value of the difference from the subtracter 41 and applies the absolute value to the minimum value selector 52.

A polarity signal producing circuit 51 produces a polarity signal based on the pixel data delayed by 1D and the pixel data delayed by 3D. More particularly, the polarity signal producing circuit 51 compares the pixel data delayed by 1D and the pixel data delayed by 3D, and produces a positive polarity (+) signal when the pixel data delayed by 1D is larger than the data of 3D delay, and produces a negative polarity (-) signal when the latter is larger than the former. The polarity signal is applied to a multiplier 62.

The minimum value selector 52 selects a minimum value from the absolute value of the two unit delay pixel data applied from the absolute value circuit 42, and absolute values of the sums of adjacent pixel data applied from the adders 31 and 32.

A coefficient circuit 61 multiplies the minimum value applied from the minimum value selector 52 by a

coefficient, and the product is fed to the multiplier
62.

The multiplier 62 multiplies the polarity signal
from the polarity signal producing circuit by the
5 product from the coefficient circuit to produce an
adjusting value for an interpolation component. Thus,
the adjusting value for the interpolation component from
the sequential five pixel data.

On the other hand, a coefficient circuit 63
10 multiplies the 2D delayed pixel data delayed by 1/2.

An adder 71 adds together the adjusting value from
the multiplier 62 and the output of the coefficient
circuit 63 to produce a sum (right side interpolation
component). A subtracter 72 produces the difference
15 (left side interpolation component) between the
adjusting value from the multiplier 62 and the output of
the coefficient circuit 63.

A unit delay circuit 64 delays the sum (right side
interpolation component) from the adder by one pixel.
20 The one pixel delayed right side interpolation component
is added to the left side interpolation component from
the subtracter by an adder 73. A time axis converting
circuit 65 produces a picture signal in which a pixel is
interpolated in the horizontal direction in accordance
25 with the input pixel data and the interpolation pixel
data from the adder 73.

The operation of the system will be described with
reference to Fig. 2.

The method for an assumption interpolation pixel x between the third pixel c and the fourth pixel d will be described.

The unit delay circuits 11 through 14 sequentially
5 delay input picture signals (picture data) by a unit time D . When the outputs of the delay circuits 11-14 become e, d, c, b, a , the subtracter 21 produces the difference $(b-a)$ between the fourth pixel data and the fifth pixel data, the subtracter 22 produces the
10 difference $(c-b)$ between the third pixel data and the fourth pixel data, the subtracter 23 produces the difference $(d-c)$ between the second pixel data and the third pixel data, and the subtracter 24 produces the difference $(e-d)$ between the first pixel data and the
15 second pixel data.

Absolute value circuits 25 through 28 produce absolute values of differences applied from the subtracters 21-24, respectively.

The adder 31 adds together the absolute values from
20 the absolute value circuits 25 and 26 and applies the sum $|c-d| + |d-e|$ to the minimum value selector 52. The adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum $|a-b| + |b-c|$ to the minimum value selector 52.

25 The subtracter 41 produces the difference $(b-d)$ between the second pixel data and the fourth pixel data. The absolute value circuit 42 produces the absolute value $|b-d|$ of the difference from the subtracter 41 and

applies the absolute value to the minimum value selector 52.

The minimum value selector 52 selects a minimum value k_1 from the absolute value $|b-d|$ of the difference, and absolute values $(|a-b|+|b-c|)$, $(|c-d|+|d-e|)$ of the sums.

The minimum value k_1 is multiplied by $1/4$ at the coefficient circuit 61.

The polarity signal producing circuit 51 produces a polarity signal s_1 based on the difference $(d-b)$ between the second and fourth pixels. Since the difference is $d-b > 0$, the polarity signal $s_1(+)$ is produced.

The multiplier 62 multiplies the polarity signal $s_1(+)$ by the product $k_1/4$ from the coefficient circuit to produce the adjusting value $s_1 \cdot k_1/4$ for an interpolation component.

On the other hand, the coefficient circuit 63 multiplies the third pixel data c by $1/2$ to produce a value of $c/2$.

The adder 71 adds together the adjusting value $s_1 \cdot k_1/4$ and the output $c/2$ of the coefficient circuit 63 to produce the sum $(c/2 + s_1 \cdot k_1/4)$ as the right side interpolation component r on the right side of the third pixel. The subtracter 72 produces the difference $(c/2 - s_1 \cdot k_1/4)$ between the adjusting value $(s_1 \cdot k_1/4)$ and the output $(c/2)$ of the coefficient circuit 63 as the left side interpolation component l for the third pixel.

The right side interpolation component r for the

third pixel c is delayed one pixel by the unit delay circuit 64.

Next, when the outputs of the delay circuits 11-14 become f, e, d, c, b, the subtracter 21 produces the
5 difference (c-b), the subtracter 22 produces the difference (d-c), the subtracter 23 produces the difference (e-d), and the subtracter 24 produces the difference (f-e).

The adder 31 adds together the absolute values from
10 the absolute value circuits 25 and 26 and applies the sum $|e-f| + |d-e|$ to the minimum value selector 52. The adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum $|c-d| + |b-c|$ to the minimum value selector 52.

15 The subtracter 41 produces the difference $|c-e|$ between the second pixel data and the fourth pixel data. The absolute value circuit 42 produces the absolute value $|c-e|$ of the difference from the subtracter 41 and applies the absolute value to the minimum value selector
20 52.

The minimum value selector 52 selects a minimum value k2 from the absolute value $|c-e|$ of the difference, and absolute values $(|c-d| + |b-c|)$, $(|e-f| + |d-e|)$ of the sums.

25 The minimum value k2 is multiplied by $1/4$ at the coefficient circuit 61.

The polarity signal producing circuit 51 produces a polarity signal S2 based on the difference (e-c) between

the third and fifth the pixels.

Since the difference is $e - c < 0$, the polarity signal $s2(-)$ is produced.

The multiplier 62 multiplies the polarity signal $s2$
5 $(-)$ by the product $k2/4$ from the coefficient circuit to produce the adjusting value $s2 \cdot k2/4$ for an interpolation component.

On the other hand, the coefficient circuit 63 multiplies the fourth pixel data d by $1/2$ to produce a
10 value of $d/2$.

The adder 71 adds together the adjusting value $s2 \cdot k1/4$ and the output $d/2$ of the coefficient circuit 63 to produce the sum $(d/2 + s2 \cdot k2/4)$ as the right side interpolation component r on the right side of the
15 fourth pixel.

The subtracter 72 produces the difference $(d/2 - s2 \cdot k2/4)$ between the adjusting value $(s2 \cdot k2/4)$ and the output $(d/2)$ of the coefficient circuit 63 as the left side interpolation component l for the fourth
20 pixel.

The right side interpolation component r delayed one pixel by the delay circuit 64 for the third pixel c is added to the left side interpolation component l for the fourth pixel d by the adder 73, thereby producing an
25 interpolation pixel x between the third and fourth pixels. The assumption interpolation pixel x is $x = (c/2 + s1 \cdot k1/4) + (d/2 - s2 \cdot k2/4)$.

Since the signal $s1$ is positive $(+)$ and the signal

s2 is negative (-), the interpolation pixel is x between the third and fourth pixels

$$x = (c/2+k1/4)+(d/2+k2/4)$$

Since there is the level difference between the
5 right side interpolation pixel and the left side
interpolation pixel on right and left sides of the
present pixel, peak values can be effectively reproduced
compared with the conventional method of Fig. 3 in which
the interpolation pixel x between the third and fourth
10 pixels is represented by $(x=c/2+d/2)$.

Although, in the above described embodiment, the
right and left side interpolation components on right
and left sides of the present pixel are calculated based
on the pixel data of the present pixel and the right and
15 left side pixels on the same scanning line, the right
and left interpolation components may be calculated
based on pixel data of the present pixel and pixels at
upper and lower positions or obliquely upper and lower
pixels. In that case, unit delay circuits 11 through 14
20 and 64 are provided for delaying the input signal one
pixel time.

In accordance with the present invention, it is
possible to reproduce peak values which are lost at
sampling, and to more steepen an edge of a contour.

25 While the invention has been described in
conjunction with preferred specific embodiment thereof,
it will be understood that this description is intended
to illustrate and not limit the scope of the invention,

which is defined by the following claims.

5

What is claimed is

1. A method for interpolating a video signal having a plurality of present pixels comprising the steps of:

5 calculating a right side interpolation component and a left side interpolation component for each of the present pixels;

adding the right side interpolation component of a present pixel on the left side of an assumption pixel to
10 be interpolated to the left side interpolation component of another present pixel on the right side of the assumption pixel, thereby obtaining a pixel data for the assumption pixel, wherein

the right side interpolation component and the left
15 side interpolation component are calculated based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel.

2. The method according to claim 1 further comprising:

20 calculating an adjusting value based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel,

setting a polarity of the adjusting value based on pixel data of a pair of present pixels on both sides of
25 the central present pixel,

calculating the right side interpolation component for the central present pixel based on a 1/2 value of the pixel data of the central present pixel and the

adjusting value applied with a polarity,

calculating the left side interpolation component
for the central present pixel based on a 1/2 value of
the pixel data of the central present pixel and the
5 adjusting value applied with the polarity.

3. The method according to claim 1 wherein at
least five sequential present pixels in a direction
selected from a horizontal direction, vertical direction
and oblique direction are used as the central present
10 pixel and present pixels around the central pixel.

4. The method according to claim 1 further
comprising:

identifying pixel data of five sequential present
pixels in a direction selected from a horizontal
15 direction, vertical direction and oblique direction as a
first pixel data, a second pixel data, a third pixel
data, a fourth pixel data and a five pixel data in
order,

obtaining a first value obtained by adding together
20 an absolute value of the difference between the first
and second pixel data and an absolute value of the
difference between the second and third pixel data,

obtaining a second value obtained by adding
together an absolute value of the difference between the
25 second and third pixel data and an absolute value of the
difference between the third and fourth pixel data,

obtaining a third value obtained by adding together
an absolute value of the difference between the third

and fourth pixel data and an absolute value of the difference between the fourth and fifth pixel data,
selecting a minimum value from the first, second and third values,

5 multiplying the minimum value by a coefficient,
setting a polarity of the minimum value multiplied by the coefficient by comparing the second pixel data with the fourth pixel data,

calculating a right side interpolation component by
10 adding together a $1/2$ value of the third pixel data and the minimum value applied with a polarity and multiplied by the coefficient,

calculating a left side interpolation component by subtracting the minimum value applied with a polarity
15 and multiplied by the coefficient from the $1/2$ value of the third pixel data.

METHOD FOR INTERPOLATING A VIDEO SIGNAL

Abstract of the Disclosure

A right side interpolation component and a left
5 side interpolation component for each present pixel are
calculated. The right side interpolation component of a
present pixel on the left side of an assumption pixel to
be interpolated is added to the left side interpolation
component of another present pixel on the right side of
10 the assumption pixel, thereby obtaining a pixel data for
the assumption pixel. The right side interpolation
component and the left side interpolation component are
calculated based on a pixel data of a central present
pixel and pixel data of present pixels around the
15 central present pixel.

FIG.1




FIG.2

△ l

□ r





FIG.3

△ l

□ r



Declaration For U.S. Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

(Insert Title) "METHOD FOR INTERPOLATING A VIDEO SIGNAL"

the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____ as United States Application Number or PCT International Application Number _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate or PCT International Application having a filing date before that of the application(s) for which priority is claimed:

| | | | | |
|--|---|--|---|---|
| (List prior foreign applications. See note A on back of this page) | <u>10-76608</u> (Number) | <u>Japan</u> (Country) | <u>09/03/1998</u> (Day/Month/Year Filed) | Priority Claimed <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No |
| | <u> </u> (Number) | <u> </u> (Country) | <u> </u> (Day/Month/Year Filed) | <input type="checkbox"/> Yes <input type="checkbox"/> No |
| | <u> </u> (Number) | <u> </u> (Country) | <u> </u> (Day/Month/Year Filed) | <input type="checkbox"/> Yes <input type="checkbox"/> No |

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

| | |
|---|--|
| <u> </u> (Application Number) | <u> </u> (Filing Date) |
| <u> </u> (Application Number) | <u> </u> (Filing Date) |

(See Note B on back of this page)

☐ See attached list for additional prior foreign or provisional applications.

I hereby claim the benefit under 35 U.S.C. §120 of any United States application(s) or §365(c) of any PCT International application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) (U.S. or PCT) in the manner provided by the first paragraph of 35, U.S.C. §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

| | | | |
|---|---|--|--|
| (List prior U.S. Applications or PCT International applications designating the U.S.) | <u> </u> (Application Serial No.) | <u> </u> (Filing Date) | <u> </u> (Status) (patented, pending, abandoned) |
| | <u> </u> (Application Serial No.) | <u> </u> (Filing Date) | <u> </u> (Status) (patented, pending, abandoned) |

And I hereby appoint as principal attorneys David T. Nikaido, Reg. No. 22,663; Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Robert B. Murray, Reg. No. 22,980; Martin S. Postman, Reg. No. 18,570; E. Marcie Emas, Reg. No. 32,131; Douglas H. Goldhush, Reg. No. 33,125; Kevin C. Brown, Reg. No. 32,402; Monica Chin Kitts, Reg. No. 36,105; and Richard J. Berman, Reg. No. 39,107.

Please direct all communications to the following address: **NIKAIDO, MARMELESTEIN, MURRAY & ORAM LLP**
Metropolitan Square
655 Fifteenth Street, N.W., Suite 330 - G Street Lobby
Washington, D.C. 20005-5701
(202) 638-5000 Fax: (202) 638-4810

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(See Note C on back of this page)

Full name of sole or first inventor Hirofumi HONDA
Inventor's signature Hirofumi Honda February 26, 1999
Residence Yamanashi-ken, Japan Date
Citizenship Japan
Post Office Address c/o Kohfu Plasma Panel Center, Pioneer Electronic Corporation,
2680 Nishihanawa, Tatomi-cho, Nakakoma-gun, Yamanashi-ken 409-3843 Japan